Fundamental Circuit Topology of Duo-Active-Neutral-Point-Clamped, Duo-Neutral-Point-Clamped, and Duo-Neutral-Point-Piloted Multilevel Converters by Dargahi, Vahid et al.
 
  
 
Aalborg Universitet
Fundamental Circuit Topology of Duo-Active-Neutral-Point-Clamped, Duo-Neutral-
Point-Clamped, and Duo-Neutral-Point-Piloted Multilevel Converters
Dargahi, Vahid; Abarzadeh, Mostafa; Corzine, Keith A.; Enslin, Johan H.; Sadigh, Arash
Khoshkbar; Rodriguez, Jose; Blaabjerg, Frede; Maqsood, Atif
Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics
DOI (link to publication from Publisher):
10.1109/JESTPE.2018.2859313
Publication date:
2019
Document Version
Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Dargahi, V., Abarzadeh, M., Corzine, K. A., Enslin, J. H., Sadigh, A. K., Rodriguez, J., Blaabjerg, F., & Maqsood,
A. (2019). Fundamental Circuit Topology of Duo-Active-Neutral-Point-Clamped, Duo-Neutral-Point-Clamped,
and Duo-Neutral-Point-Piloted Multilevel Converters. IEEE Journal of Emerging and Selected Topics in Power
Electronics, 7(2), 1224-1242. [8418843]. https://doi.org/10.1109/JESTPE.2018.2859313
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2018.2859313, IEEE
Journal of Emerging and Selected Topics in Power Electronics
Fundamental Circuit Topology of
Duo-Active-Neutral-Point-Clamped,
Duo-Neutral-Point-Clamped, and
Duo-Neutral-Point-Piloted Multilevel Converters
Vahid Dargahi, Student Member, IEEE1, Mostafa Abarzadeh, Member, IEEE2, Keith A. Corzine, Senior Member, IEEE3,
Johan H. Enslin, Fellow, IEEE1,4, Arash Khoshkbar Sadigh, Member, IEEE5, Jose Rodriguez, Fellow, IEEE6, Frede
Blaabjerg, Fellow, IEEE7, Atif Maqsood, Student Member, IEEE8, and Kamal Al-Haddad, Fellow, IEEE9
1Electrical Engineering Department, Jack Baskin School of Engineering, University of California, Santa Cruz, CA 95064,
USA
2Department of Electrical Engineering, École de Technologie Supérieure (ÉTS), University of Quebec, Montreal, QC
H3C1K3, Canada
3Electrical Engineering Department, Jack Baskin School of Engineering, University of California, Santa Cruz, CA 95064,
USA
4Zucker Family Graduate Education Center, Clemson University Restoration Institute, North Charleston, SC 29405, USA
5Department of Electrical Engineering, Pennsylvania State University, State College, PA 16801, USA
6Faculty of Engineering, Universidad Andres Bello, Santiago, Chile
7Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark
8Electrical Engineering Department, Jack Baskin School of Engineering, University of California, Santa Cruz, CA 95064,
USA
9Department of Electrical Engineering, École de Technologie Supérieure (ÉTS), University of Quebec, Montreal, QC
H3C1K3, Canada
Abstract
Multilevel voltage-source converters are well-suited for
power conversion applications demanding higher power
density, reliability, efficiency, and power quality. An un-
remitting and persistent research for developing advanced
multilevel converter topologies with improved character-
istics, performance, modulation techniques, and control
methods continues. This paper proposes duo-neutral-
point-clamped (D-NPC), duo-active-neutral-point-clamped
(D-ANPC), and duo-neutral-point-piloted (D-NPP) mul-
tilevel voltage-sourced converter topologies. The D-NPC,
D-ANPC, and D-NPP converters phase-leg is realized
by adding low-frequency semiconductor power switches
to their structures. This results in a substantial reduc-
tion in the number of the high-frequency pulse-width-
modulation (PWM) insulated-gate bipolar transistors (IG-
BTs) and clamping passive devices including diodes as
well as flying-capacitors (FCs). Moreover, a drastic abate-
ment in the total voltage rating and total stored energy
of the FCs within the D-ANPC topology is achieved
compared to the classic ANPC configuration. The ex-
perimental results are provided for D-NPC, D-ANPC,
and D-NPP converters to validate the feasibility of their
topology and modulation method for control of the mul-
tilevel converters.
Index Terms- D-ANPC converter, D-NPC converter, D-
NPP converter, Diode abatement, FC energy reduction,
FC voltage decrease, IGBT abatement.
1 Introduction
Multilevel converters have been the focus of an intense
attention from academia and industry since their emer-
gence in 1980s, and have made their way into medium-
voltage (MV) energy management and power conver-
sion market [1]. Researchers across the globe are mak-
ing great efforts to improve the topology and enhance
the performance of these configurations [2]. Multilevel
voltage-source topologies comprising of low-voltage (LV)/MV
semiconductor power switches such as the LV/MV-insulated-
gate bipolar transistors (MV-IGBTs) are considered as
competitive solutions for the MV high-power (MV-HP)
energy conversion market, compared to their alterna-
tive two-level counterparts based on the developing tech-
nology of the high-voltage (HV)-IGBTs, the integrated
gate-commutated thyristors (IGCTs), or the gate turn-
off thyristor (GTOs) [3]. The main converter topologies
which have been commercialized by major manufactur-
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ers are the neutral-point-clamped (NPC) converters, the
cascaded multicell (CM) converters, the flying-capacitor
(FC) multicell (FCM) converters, and the modular mul-
tilevel converters (MMCs) [4–8].
In 1979, A. Nabae, I. Takahashi, and H. Akagi invented
the first pulse-width-modulation (PWM) NPC converter
to drive a three-phase 200 V 2.2 kW 60 Hz squirrel-cage
induction motor [9]. The three-level NPC configuration
has now become an accepted and standard topology in
industry for adjustable-speed drive (ASD) applications.
For instance, the GE Power Conversion’s MV-7000 ASD
series are realized based on the three-level NPC topology,
and provide a wide power range from 3 up to 101 MVA
at output voltage from 3.3 kV up to 10 kV employing
the IGCT or MV/HV-IGBT technology. The multiple
clamping points, voltage imbalance, asymmetrical power
loss distribution among semiconductor devices, and un-
modular clamping diodes have restricted the NPC topol-
ogy to the three-level configuration [10]. Complementing
the passive neutral-point (NP) diodes by adding antipar-
allel active switches such as IGBTs, IGCTs, and GTOs
provide a controllable path for neutral-point current to
flow and overcomes the drawback of the uneven power
loss distribution among semiconductor devices. The re-
sultant topology is referred to as the active-neutral-point-
clamped (ANPC) converter [11–13]. The PCS 8000 ASD
series manufactured by ABB generates voltages from 6
kV up to 220 kV with a wide power range from 6 up to
100 MVA utilizing IGCT technology [1].
In 1977, J. Holtz invented a converter topology for HV
and high-frequency applications which was built and tested
using Thyristors for its phase-leg [14]. Later in 2009, this
topology was named as the neutral-point-piloted (NPP)
converter that is a suitable configuration for ASD appli-
cations [15]. The NPP converter uses bidirectional IG-
BTs to connect the phase output to the dc-link midpoint
(i.e. NP) to generate the additional zero voltage-level
and control the NP current. This topology is also referred
to as the transistor-clamped converter (TCC) [4, 16] or
the T-Type topology [17–21]. The NPP converter re-
quires a HV-IGBTs or series connected MV-IGBTs for
its upper and lower switches compared to its intermedi-
ate MV-IGBT switches. This impedes the topology’s ex-
tension to higher voltage-levels and limits the converter
structure to the three-level configuration.
The FC-based multilevel converter family including the
FCM and stacked multicell (SM) converters were invented
in 1990s by T. Meynard and H. Foch [22,23]. The FCM
and SM converter topologies employ imbricated cells com-
prising IGBTs and FCs in the form of a tandem/ladder
or stack arrangements to realize the converter’s phase-
leg [24]. The redundant switching states are used in the
FCM converters to achieve the proper voltage balance
across FCs and clamp the voltage across the MV-IGBTs.
The proper switching states for this multilevel topol-
ogy provides a correct commutation between adjacent
cells to chop the dc-link voltage employing semiconduc-
tor devices and FCs. This makes it possible to regulate
the FC voltages and synthesize different voltage-levels
at the output nodes of the FCM converters without a
need for an NP. The FCs might impose some practical
limitations such as the excessive cost and accommoda-
tion space on the FCM converters. The FCM converters
made their first appearance in MV-ASD market through
ALSPA VDM6000 drive series by ALSTOM in the mid
1990’s. The 3.3 kV 4.6 MVA ASD was built using a three-
cell four-level IGBT-based FCM converter for pumps and
train traction applications [25].
The extension of the three-level ANPC topology which is
realized by combination of the NPC and FCM converters
forms a new multilevel configuration which is referred to
as the FC-based ANPC topology [26–28]. The FC-based
ANPC converter is a promising multilevel topology for
ASD applications which benefits from the robustness of
the NPC along with the flexibility of the FCM convert-
ers [29, 30]. For example, ABB’s ACS-2000 drive series
employs the five-level FC-based ANPC converters at the
heart of the ASD to generate the 4 kV, 4.16 kV, 6 kV,
and 6.9 kV output voltages within a power range up to
3 MVA. Some new FC-based ANPC converter topolo-
gies are reported in [31, 32].Improved modulation tech-
niques for control of the ANPC converters to achieve a
better performance have been implemented in [33–40]. In
general, the stored energy, number, voltage and current
ratings of the FCs are the limiting factors for FC-based
multilevel converters. Thus, the optimization of the con-
verter topology from the FCs point of view by reducing
their voltage rating, stored energy, number, and modu-
larization is of utmost importance. This brings the power
converter and overall system’s costs down and makes
converter more practical for industrial and ASD appli-
cations.
Therefore, this paper proposes three topologies of duo-
neutral-point-clamped (D-NPC), duo-active-neutral-point-
clamped (D-ANPC), and duo-neutral-point-piloted (D-
NPP) converters. The substantial reduction in the num-
ber of the HF-PWM MV-IGBTs, clamping diodes, and
FCs, as well as a drastic abatement in the total volt-
age rating and total stored energy of the FCs are the
most noteworthy advantages that these topologies offer
over their classic counterparts. The circuit configurations
and modulation techniques are verified through the ex-
perimental results which have been provided for all three
D-ANPC, D-NPC, and D-NPP topologies.
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2 Proposed Topologies
2.1 Duo-Active-Neutral-Point-Clamped (D-
ANPC) Converter
The proposed D-ANPC converter’s phase-leg is realized
by adding the LF HV-IGBTs to the topology of a clas-
sic ANPC inverter. This results in a 50% reduction in
the number of the HF MV-IGBTs and FCs [33]. To
demonstrate the offered advantages, the 17-level classic
FC-based topologies including the FCM, SM, and ANPC
converters and the proposed 17-level D-ANPC converters
are illustrated in Figs. 1-4 to provide a detailed topologi-
cal comparison in the case of generating a 17-level 16 p.u.
peak-to-peak voltage at the converters output nodes.
To generate a 17-level single-phase voltage with a
peak-to-peak value of 16 p.u, the FCM converter would
require a 16 p.u. DC-bus voltage, 16 HF-switching-cells,
32 HF MV-IGBTs with 1 p.u. voltage rating, 15 FCs
with voltage ratings ranging from 1 p.u. to 15 p.u., and
two DC-bus capacitors with voltage ratings of 8 p.u..
Thus, the total voltage rating and stored energy of the
all DC-capacitors would be 136 p.u. and 684C J, respec-
tively. The SM converter would require a 16 p.u. DC-bus
voltage, 16 HF-switching-cells, 16 HF MV-IGBTs with 1
p.u. voltage rating, 16 HF MV-IGBTs with 2 p.u. volt-
age rating, two set of FCs wherein each set comprises 7
FCs with voltage ratings ranging from 1 p.u. to 7 p.u.,
and two DC-bus capacitors with voltage ratings of 8 p.u..
Therefore, the total voltage rating and stored energy of
the all DC-capacitors would be 72 p.u. and 204C J, re-
spectively. The ANPC converter would require a 16 p.u.
DC-bus voltage, 8 HF-switching-cells, 16 HF MV-IGBTs
with 1 p.u. voltage rating, 4 LF HV-IGBTs with 8 p.u.
voltage rating, 7 FCs with voltage ratings ranging from
1 p.u. to 7 p.u., and two DC-bus capacitors with volt-
age ratings of 8 p.u.. So, the total voltage rating and
stored energy of the all DC-capacitors would be 44 p.u.
and 134C J, respectively. The D-ANPC converter would
require a 8 p.u. DC-bus voltage, 4 HF-switching-cells,
8 HF MV-IGBTs with 1 p.u. voltage rating, 4 LF HV-
IGBTs with 4 p.u. voltage rating, 2 LF HV-IGBTs with
8 p.u. voltage rating, 3 FCs with voltage ratings ranging
from 1 p.u. to 3 p.u., and two DC-bus capacitors with
voltage ratings of 4 p.u.. Therefore, the total voltage
rating and stored energy of the all DC-capacitors would
be 14 p.u. and 23C J, respectively.
Thus, the DC-capacitors’ total voltage rating and stored
energy in the 17-level D-ANPC converter are 10.2941%
and 3.3626% of those values in the 17-level FCM con-
verter, respectively. Accordingly, the DC-capacitors’ to-
tal voltage rating and stored energy in the 17-level D-
ANPC converter are 19.4444% and 11.2745% of those
values in the 17-level SM converter, respectively. Ulti-
mately, the DC-capacitors’ total voltage rating and stored
energy in the 17-level D-ANPC converter are 31.8182%
and 17.1642% of those values in the 17-level ANPC con-
verter, respectively. It is worth pointing out that for
sufficiently large number of voltage levels, these ratios
tend to converge to the 6.25% and 1.5625%, respectively
as compared to the FCM, 12.5% and 6.25%, respectively
as compared to the SM, 25% and 12.5%, respectively as
compared to the ANPC converter. This comparison is
illustrated in Table. I for 17-level 16 p.u. peak-to-peak
case. The same comparison is conducted for general-
ized cases and the results are depicted in Figs. 5-6 for
voltage-levels from 5 up to 69. Therefore, the substan-
tial reduction in number of the HF MV-IGBTs by 50% in
comparison with classic ANPC converter, along with a
drastic decrease in the total voltage rating and stored en-
ergy of the capacitors are the major advantages offered
by the proposed D-ANPC topology over the FC-based
multilevel converters. The derived equations for calcu-
lation of the total voltage ratings (V(n)) and the stored
energy (E(n)) of the DC-link capacitors and FCs in the
FCM, SM, ANPC, and the D-ANPC converters are given
in the Appendix.
2.1.1 Proposed Modulation Technique
The proposed control technique employs phase-shifted
carrier PWM (PSC-PWM) strategy wherein the trian-
gular carriers are interleaved, phase shifted by 2π
n
, to
achieve superior harmonic characteristics. The sinusoidal
reference waveform
(
Ψ(t)
)
is represented in Eq. 1. The
proposed switching technique is divided into two cases.
The modulation index for the first case is considered
0.5 ≤ M ≤ 1 while it is assumed 0 ≤ M < 0.5 in
the second case. In the proposed control method, the
PSC-PWM carriers band falls between 0.5 and 1,
(
0.5 ≤
Ω(t) ≤ 1
)
and
(
0.5 ≤ κi(t) ≤ 1
)
, as it is expressed in
Eqs. 2-3. The intersection angle of the sinusoidal ref-
erence waveform with the constant value of d(t) = 0.5
is determined through Eq. 4. Using the zero-crossing
angle of the Ψ(t) and the intersection angle of ϑ, four
pulses of Γ(t), γ1(t), γ2(t), and γ3(t) are generated to be
added to the Ψ(t) to form a reference waveform which is
bounded between 0.5 and 1 for PWM comparison with
κi(t) carriers. This bounded reference waveform is called
χ(t) and is represented in Eq. 9. The χ(t) derivation
method is illustrated in Fig. 7 for the first case wherein
M = 1 and ϑ = π6 . The LF HV-IGBT of ST is mod-
ulated using Γ(t), the LF HV-IGBT of SJ is controlled
using PWM comparison of
(
Ψ(t) + Γ(t)
)
and a constant
value of d(t) = 0.5, and the HF MV-IGBTs of S(n−i+1)
are switched ON and OFF through the PWM compar-
ison of χ(t) and the carrier of κi(t). This is expressed
in Eqs. 10-12 and illustrated in Fig. 8 for the first case
whereinM = 1 and ϑ = π6 . It is worth pointing out that
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Figure 1: A 16-cell 17-level 16 p.u. peak-to-peak FCM converter.
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Figure 2: A 16-cell 17-level 16 p.u. peak-to-peak SM converter.
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Figure 3: An 8-cell 17-level 16 p.u. peak-to-peak ANPC converter.
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Figure 4: A 4-cell 17-level 16 p.u. peak-to-peak proposed D-ANPC converter.
Figure 5: Capacitors total stored energy and voltage rating comparison in FCM, SM, ANPC, and D-ANPC con-
verters [33].
Figure 6: Capacitors total stored energy and voltage rating comparison in ANPC and D-ANPC converters [33].
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Table 1: Comparison among the conventional multilevel topologies and the proposed D-ANPC converter for gener-
ating an identical output voltage (i.e., 17-level, 16 p.u. peak-to-peak.)
Type of
multilevel
converter
No.
of
cells
No. of
HF
switches
(α)
No. of
LF
switches
(β)
No. of
DC
capacitors
(DC link
and FCs)
Voltage
rating
of HF
switches
(p.u)(γ)
Voltage
rating
of LF
switches
(p.u)(λ)
Voltage
rating
of DC
sources
(p.u)
Voltage
rating of
capacitors
(DC link
and FCs)
(p.u)
No. of
HF
modular
switches
(α×γ)
No. of
LF
modular
switches
(β×λ)
FCM 16 32 0 17 1 0 16
First type:
1 to 15 p.u.
Second type:
Two 8 p.u.:
(2× 8 p.u.)
32 0
SM 2×8 32 0 16
16 switches:
are 1 p.u.
16 switches:
are 2 p.u.
0 16 Two series:1 to 8 p.u. 48 0
ANPC 8 16 4 9 1 8 16
First Type:
1 to 7 p.u.
Second type:
Two 8 p.u.:
(2× 8 p.u.)
16 32
D-ANPC 4 8 6 5 1
4 switches:
are 4 p.u.
2 switches:
are 8 p.u.
8
First Type:
1 to 3
Second type:
Two 4 p.u.:
(2× 4 p.u.)
8 32
M is the modulation index, fr is the reference frequency,
fc and Tc are the triangular carrier waveform frequency
(fsw) and period, respectively, and Ec is the carrier am-
plitude. Moreover, ωr = 2πfr, ωc = 2πfc, fc = 1/Tc,
i = 1, 2, 3, ..., n, and q ∈Z+. αi(t) is the control pulse for
S(n−i+1) within (n− i+ 1)th-HF cells of the D-ANPC
converter.
Ψ(t) = M sin (ωrt+ ϕ) − ϕ ≤ ωrt < 2π − ϕ
(1)
Ω(t) =

(2Ec − 1)×(
t
Tc
− q
)
+ 0.5 qTc ≤ t ≤ qTc +
Tc
2
−(2Ec − 1)×(
t
Tc
− q − 1
)
+ 0.5 qTc +
Tc
2 ≤ t ≤ (q + 1)Tc
κi(t) = Ω
(
t+ (i− 1)Tc
n
)
(2)
ϑ = sin−1
(
1
2M
)
0.5 ≤M ≤ 1 (3)
Γ(t) =
{
0 −ϕ ≤ ωrt < π − ϕ
1 π − ϕ ≤ ωrt < 2π − ϕ
(4)
γ1(t) =
{
0.5 −ϕ ≤ ωrt < ϑ− ϕ
0 ϑ− ϕ ≤ ωrt < 2π − ϕ
(5)
γ2(t) =

0 −ϕ ≤ ωrt < π − ϑ− ϕ
0.5 π − ϑ− ϕ ≤ ωrt < π − ϕ
0 π − ϕ ≤ ωrt < 2π − ϕ
(6)
γ3(t) =

0 −ϕ ≤ ωrt < π + ϑ− ϕ
0.5 π + ϑ− ϕ ≤ ωrt < 2π − ϑ− ϕ
0 2π − ϑ− ϕ ≤ ωrt < 2π − ϕ
(7)
χ(t) = Ψ(t) + Γ(t)+
γ1(t) + γ2(t) + γ3(t) 0.5 ≤M ≤ 1
(8)
ST (t) = Γ(t) (9)
SJ(t) =
{
1 0.5 ≤
(
Ψ(t) + Γ(t)
)
0 0.5 >
(
Ψ(t) + Γ(t)
) (10)
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0 π/6 π/3 π/2 2π/3 5π/6 π 7π/6 4π/3 3π/2 5π/3 11π/6 2π
ωt
Ψ(t)
Γ(t)
γ1(t)
γ2(t)
γ3(t)
χ(t)
Figure 7: Derivation of the bounded reference waveform χ(t) for the first case of the 0.5 ≤M ≤ 1 using four pulses
of Γ(t) + γ1(t) + γ2(t) + γ3(t): M = 1 and ϑ =
π
6 .
0 π/6 π/3 π/2 2π/3 5π/6 π 7π/6 4π/3 3π/2 5π/3 11π/6 2π
ωt
vout(t)
d(t)=0.5
Ψ(t)+Γ(t)
SJ(t)
χ(t)
κ1(t)
α1(t)
χ(t)
κ2(t)
α2(t)
Figure 8: Generating the IGBTs switching pulses for the first case of the 0.5 ≤ M ≤ 1 using bounded reference
waveform χ(t), Ψ(t) + Γ(t), κi(t), and d(t) = 0.5:M = 1 and ϑ =
π
6 .
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αi(t) =
{
1 κi(t) ≤ χ(t)
0 κi(t) > χ(t)
(11)
The control and switching pulses for the second case(
0 ≤ M < 0.5
)
are derived in Eqs. 13-17 and are illus-
trated in Figs. 9-10 for M = 0.499.
η(t) =
{
0.5 −ϕ ≤ ωrt < π − ϕ
0 π − ϕ ≤ ωrt < 2π − ϕ
(12)
χ(t) = Ψ(t) + Γ(t) + η(t) 0 ≤M < 0.5 (13)
ST (t) = Γ(t) (14)
SJ(t) =
{
1 0.5 ≤
(
Ψ(t) + Γ(t)
)
0 0.5 >
(
Ψ(t) + Γ(t)
) (15)
αi(t) =
{
1 κi(t) ≤ χ(t)
0 κi(t) > χ(t)
(16)
2.2 Duo-Neutral-Point-Clamped (D-NPC)
Converter
The proposed D-NPC converter’s phase-leg is formed by
adding the LF HV-IGBTs to the classic NPC converter’s
topology. This leads into a 50% reduction in the number
of the HF MV-IGBTs and clamping-points along with
a significant decrease in the number of the clamping-
diodes. For example, to generate a 5-level single-phase
voltage with a peak-to-peak value of 4 p.u, the NPC
converter would require a 4 p.u. DC-bus voltage, 8 HF
MV-IGBTs with 1 p.u. voltage rating, and 12 clamping-
diodes with voltage ratings of 1 p.u.. The proposed five-
level D-NPC converter which is shown in Fig. 11 would
require a 2 p.u. DC-bus voltage, 4 HF MV-IGBTs with 1
p.u. voltage rating, 2 clamping-diodes with voltage rat-
ings of 1 p.u., and 2 LF HV-IGBTs with a 2 p.u. voltage
rating.
2.3 Duo-Neutral-Point-Piloted (D-NPP)
Converter
Adding the LF HV-IGBTs to the conventional NPP con-
verter’s topology forms the proposed D-NPP converter’s
phase-leg. A significant decrease in the number of the
HF MV-IGBTs is achieved through this topology modi-
fication. Fig. 12 shows the the proposed five-level con-
figuration of the D-NPP topology. To generate a 5-level
single-phase voltage with a peak-to-peak value of 4 p.u,
the NPP converter would require a 4 p.u. DC-bus volt-
age and 20 HF MV-IGBTs with 1 p.u. voltage rating,
whereas the proposed D-NPP converter requires a 2 p.u.
DC-bus voltage, 6 HF MV-IGBTs with 1 p.u. and 2 LF
HV-IGBTs with 2 p.u. voltage ratings. It is worth point-
ing out that the proposed D-NPC and D-NPP converters
are the same in the control, modulation, functionality,
and generating the same multilevel-voltage waveform.
3 Experimental Results
To validate the proposed D-ANPC, D-NPC, and D-NPP
converter topologies, the laboratory prototypes of the 3-
level and 5-level ANPC, 5-level and 9-level D-ANPC, 5-
level D-NPC, and 5-level D-NPP converters were built.
The TMS320F28335 digital micro-processor from TI has
been used to implement the proposed modulation tech-
niques for control of the classic and proposed multilevel
converters. The switching frequency, modulation index,
and RL load for all converters were fsw = 5 kHz, M =
0.95, and 24Ω-15mH.
3.1 Duo-Active-Neutral-Point-Clamped Con-
verter
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
3-level ANPC converter’s generated multilevel voltage as
well as the low-frequency and high-frequency switching
pulses are depicted in Fig. 13. The DC-link voltage
was 300 V. The voltage harmonics occur around ψ×fsw
where ψ is an integer number. As presented, the voltage
harmonics are placed at ψ×5000 including the 5 kHz,
10 kHz, etc. The THD of the 3-level ANPC converter’s
phase-voltage is approximately 59%.
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
5-level ANPC converter’s generated multilevel voltage as
well as the low-frequency and high-frequency switching
pulses are depicted in Figs. 14-15. The DC-link voltage
was 300 V. The transient and steady states dynamics of
the FC voltage is illustrated in Fig. 16. As demonstrated,
the FC voltage is regulated and balanced naturally at 75
V. The voltage harmonics occur around ψ×2×fsw where
ψ is an integer number. As presented, the voltage har-
monics are placed at ψ×2×5000 including the 10 kHz,
20 kHz, etc. The THD of the 5-level ANPC converter’s
phase-voltage is approximately 31%.
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
5-level D-ANPC converter’s generated multilevel voltage
as well as the low-frequency and high-frequency switch-
ing pulses are depicted in Figs. 17-18. The DC-link
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0 π/6 π/3 π/2 2π/3 5π/6 π 7π/6 4π/3 3π/2 5π/3 11π/6 2π
ωt
Ψ(t)
Γ(t)
η(t)
χ(t)
Figure 9: Derivation of the bounded reference waveform χ(t) for the second case of the 0 ≤ M < 0.5 using two
pulses of Γ(t) + η(t): M = 0.499.
0 π/6 π/3 π/2 2π/3 5π/6 π 7π/6 4π/3 3π/2 5π/3 11π/6 2π
ωt
vout(t)
d(t)=0.5
Ψ(t)+Γ(t)
SJ(t)
χ(t)
κ1(t)
α1(t)
χ(t)
κ2(t)
α2(t)
Figure 10: Generating the IGBTs switching pulses for the second case of the 0 ≤M < 0.5 using bounded reference
waveform χ(t), Ψ(t) + Γ(t), κi(t), and d(t) = 0.5: M = 0.499.
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Figure 11: A 5-level 4 p.u. peak-to-peak proposed D-NPC converter.
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Figure 12: A 5-level 4 p.u. peak-to-peak proposed D-NPP converter.
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voltage was 300 V. The voltage harmonics occur around
ψ×fsw where ψ is an integer number. As presented, the
voltage harmonics are placed at ψ×5000 including the 5
kHz, 10 kHz, etc. The THD of the 5-level ANPC con-
verter’s phase-voltage is approximately 32.2%.
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
9-level D-ANPC converter’s generated multilevel voltage
as well as the low-frequency and high-frequency switch-
ing pulses are depicted in Figs. 19-21. The DC-link
voltage was 300 V. The transient and steady states dy-
namics of the FC voltage is illustrated in Fig. 22. As
demonstrated, the FC voltage is regulated and balanced
naturally at 75 V utilizing the proposed modulation tech-
nique. The voltage harmonics occur around ψ×2×fsw
where ψ is an integer number. As presented, the volt-
age harmonics are placed at ψ×2×5000 including the 10
kHz, 20 kHz, etc. The THD of the 9-level D-ANPC con-
verter’s phase-voltage is approximately 16%.
As demonstrated, adding the LF HV-IGBTs to the topol-
ogy of the classic ANPC multilevel converters for re-
alizing the D-ANPC converters phase-leg improves the
harmonic content of the generated phase-voltage signifi-
cantly through doubling the number of the voltage-levels
and consequently halving the voltage THD.
3.2 Duo-Neutral-Point-Clamped Converter
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
5-level D-NPC converter’s generated multilevel voltage
as well as the low-frequency and high-frequency switch-
ing pulses are depicted in Figs. 23-25. The DC-link
voltage was 400 V. The voltage harmonics occur around
ψ×fsw where ψ is an integer number. As presented, the
voltage harmonics are placed at ψ×5000 including the 5
kHz, 10 kHz, etc.
3.3 Duo-Neutral-Point-Piloted Converter
The experimentally measured two and one cycles
(
fr =
50 Hz
)
of the output voltage
(
vout(t)
)
and load current(
iout(t)
)
along with the harmonic content
(
FFT
)
of the
5-level D-NPP converter’s generated multilevel voltage as
well as the low-frequency and high-frequency switching
pulses are depicted in Figs. 24-29. The DC-link voltage
was 300 V. The voltage harmonics occur around ψ×fsw
where ψ is an integer number. As presented, the voltage
harmonics are placed at ψ×5000 including the 5 kHz, 10
kHz, etc.
4 Conclusion
This paper proposed D-NPC, D-ANPC, and D-NPP topolo-
gies for multilevel converters. The phase-leg of the pro-
posed topologies is realized by adding LF HV-IGBTs to
their structures. This leads to a significant decrease in
the number of the HF MV-IGBTs, clamping diodes, and
FCs. In addition, a drastic reduction in the total volt-
age rating and total stored energy of the FCs within the
D-ANPC topology is achieved compared to the classic
ANPC configuration. It was concluded that adding the
LF HV-IGBTs improves the harmonics content of the
phase-voltage. This was accomplished through doubling
the number of the voltage-levels. The experimental re-
sults were provided for 3-level ANPC, 5-level ANPC, 5-
level D-ANPC, 9-level D-ANPC, 5-level D-NPC, and 5-
level D-NPP converters to demonstrate the operational
fundamentals of the proposed topologies and validate the
modulation method for control of the multilevel convert-
ers.
5 Appendix
The total voltage ratings (V(n)) and the stored energy
(E(n)) of the DC-link capacitors and FCs in the 4n+ 1-
level converters with 2E peak-to-peak and 4n-p.u. out-
put voltage, are calculated as follows [33]:
E(n)F CM =
4n−1∑
i=1
C
2
(
i× 2E4n
)2
+ 2× C2 (E)
2
=
(
32n2 + 1
12n
)
CE2
(17)
V(n)F CM =
4n−1∑
i=1
(
i× 2E4n
)
+ 2× (E) = (4n+ 1)E
(18)
E(n)SM = 2×
2n∑
i=1
C
2
(
i× E2n
)2
=
(
8n2 + 6n+ 1
12n
)
CE2
(19)
V(n)SM = 2×
2n∑
i=1
(
i× E2n
)
= (2n+ 1)E (20)
E(n)ANP C =
2n−1∑
i=1
C
2
(
i× E2n
)2
+ 2× C2 (E)
2
=
(
8n2 + 18n+ 1
24n
)
CE2
(21)
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(a) Ch1: vout: 50 V/Div; Ch2: iout: 2 A/Div (b) Ch1: vout: 50 V/Div; Ch2: iout: 2 A/Div
(c) Ch1: 50 V/Div, Math: 20 V/Div, 5 kHz/Div (d) Ch1: vout: 50 V/Div; Math: FFT: 20 V/Div, 2.5 kHz/Div
(e) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div (f) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div
Figure 13: Experimental results for a 3-Level ANPC multilevel converter.
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(a) Ch1: vout: 50 V/Div; Ch2: iout: 2 A/Div (b) Ch1: vout: 50 V/Div; Ch2: iout: 2 A/Div
(c) Ch1: vout: 50 V/Div; Math: FFT: 20 V/Div, 5 kHz/Div (d) Ch1: vout: 50 V/Div; Math: FFT: 20 V/Div, 5 kHz/Div
Figure 14: Experimental results for a 5-Level ANPC multilevel converter.
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2018.2859313, IEEE
Journal of Emerging and Selected Topics in Power Electronics
(a) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div (b) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div
(c) Ch1: SJ (t): 10 V/Div; Ch2: S2(t): 10 V/Div (d) Ch1: SJ (t): 10 V/Div; Ch2: S2(t): 10 V/Div
Figure 15: Experimental results for a 5-Level ANPC multilevel converter.
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Figure 16: Transient and steady states dynamics in a 5-Level ANPC multilevel converter; Ch1: vF C(t): 20 V/Div.
V(n)ANP C =
2n−1∑
i=1
(
i× E2n
)
+ 2× (E) = (n+ 1.5)E
(22)
E(n)D−ANP C =
n−1∑
i=1
C
2
(
i× E2n
)2
+ 2× C2 (E/2)
2
=
(
2n2 + 9n+ 1
48n
)
CE2
(23)
V(n)D−ANP C =
n−1∑
i=1
(
i× E2n
)
+ 2× (E/2)
= (0.25n+ 0.75)E
(24)
For sufficiently large number of voltage-levels, the ra-
tio of V(n) and E(n) converges to the following numbers:
lim
n→+∞
E(n)D−ANP C
E(n)ANP C
≈
(
1
2
)3
= 0.125 = 12.5% (25)
lim
n→+∞
E(n)D−ANP C
E(n)SM
≈
(
1
2
)4
= 0.0625 = 6.25% (26)
lim
n→+∞
E(n)D−ANP C
E(n)F CM
≈
(
1
2
)6
= 0.015625 = 1.5625%
(27)
lim
n→+∞
V(n)D−ANP C
V(n)ANP C
≈
(
1
2
)2
= 0.25 = 25% (28)
lim
n→+∞
V(n)D−ANP C
V(n)SM
≈
(
1
2
)3
= 0.125 = 12.5% (29)
lim
n→+∞
V(n)D−ANP C
V(n)F CM
≈
(
1
2
)4
= 0.0625 = 6.25% (30)
References
[1] S. Kouro, J. Rodriguez, B. Wu, S. Bernet, and
M. Perez, “Powering the future of industry: High-
power adjustable speed drive topologies,” IEEE In-
dustry Applications Magazine, vol. 18, no. 4, pp. 26–
39, July 2012.
[2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baom-
ing, “Medium-voltage multilevel converters-state of
the art, challenges, and requirements in indus-
trial applications,” IEEE Transactions on Industrial
Electronics, vol. 57, no. 8, pp. 2581–2596, Aug 2010.
[3] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro,
R. Portillo, and M. A. M. Prats, “The age of multi-
level converters arrives,” IEEE Industrial Electron-
ics Magazine, vol. 2, no. 2, pp. 28–39, June 2008.
[4] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou,
L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez,
and J. I. Leon, “Recent advances and industrial ap-
plications of multilevel converters,” IEEE Transac-
tions on Industrial Electronics, vol. 57, no. 8, pp.
2553–2580, Aug 2010.
[5] H. Akagi, “Multilevel converters: Fundamental cir-
cuits and systems,” Proceedings of the IEEE, vol.
105, no. 11, pp. 2048–2065, Nov 2017.
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2018.2859313, IEEE
Journal of Emerging and Selected Topics in Power Electronics
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(e) Ch1: vAN (t): 100 V/Div; Ch2: −vON (t): 100 V/Div (f) Ch1: vAN (t): 100 V/Div; Ch2: −vON (t): 100 V/Div
Figure 17: Experimental results for a 5-Level D-ANPC multilevel converter.
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(a) Ch1: ST (t): 10 V/Div; Ch2: SJ (t): 10 V/Div (b) Ch1: ST (t): 10 V/Div; Ch2: SJ (t): 10 V/Div
(c) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div (d) Ch1: SJ (t): 10 V/Div; Ch2: S1(t): 10 V/Div
Figure 18: Experimental results for a 5-Level D-ANPC multilevel converter.
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(a) Ch1: vout: 100 V/Div; Ch2: iout: 5 A/Div (b) Ch1: vout: 100 V/Div; Ch2: iout: 5 A/Div
(c) Ch1: vout: 100 V/Div; Math: FFT: 20 V/Div, 5 kHz/Div (d) Ch1: vout: 100 V/Div; Math: FFT: 50 V/Div, 5 kHz/Div
Figure 19: Experimental results for a 9-Level D-ANPC multilevel converter.
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(a) Ch1: vAn(t): 50 V/Div (b) Ch1: vAn(t): 50 V/Div
(c) Ch1: −vOn(t): 100 V/Div; Ch2: vAn(t): 100 V/Div (d) Ch1: −vOn(t): 100 V/Div; Ch2: vAn(t): 100 V/Div
Figure 20: Experimental results for a 9-Level D-ANPC multilevel converter.
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(a) Ch1: SJ (t): 10 V/Div; Ch2: ST (t): 10 V/Div (b) Ch1: SJ (t): 10 V/Div; Ch2: ST (t): 10 V/Div
(c) Ch1: S1(t): 10 V/Div; Ch2: SJ (t): 10 V/Div (d) Ch1: S1(t): 10 V/Div; Ch2: SJ (t): 10 V/Div
(e) Ch1: S2(t): 10 V/Div; Ch2: SJ (t): 10 V/Div (f) Ch1: S2(t): 10 V/Div; Ch2: SJ (t): 10 V/Div
Figure 21: Experimental results for a 9-Level D-ANPC multilevel converter.
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Figure 23: Experimental results for a 5-Level D-NPC multilevel converter.
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Figure 24: Experimental results for a 5-Level D-NPC multilevel converter.
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2018.2859313, IEEE
Journal of Emerging and Selected Topics in Power Electronics
(a) Ch1: S1(t): 10 V/Div; Ch2: ST (t): 10 V/Div (b) Ch1: S1(t): 10 V/Div; Ch2: ST (t): 10 V/Div
(c) Ch1: S2(t): 10 V/Div; Ch2: ST (t): 10 V/Div (d) Ch1: S2(t): 10 V/Div; Ch2: ST (t): 10 V/Div
(e) Ch1: S1(t): 10 V/Div; Ch2: S2(t): 10 V/Div (f) Ch1: S1(t): 10 V/Div; Ch2: S2(t): 10 V/Div
Figure 25: Experimental results for a 5-Level D-NPC multilevel converter.
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Figure 26: Experimental results for a 5-Level D-NPP multilevel converter.
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Figure 27: Experimental results for a 5-Level D-NPP multilevel converter.
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Figure 28: Experimental results for a 5-Level D-NPP multilevel converter.
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Figure 29: Experimental results for a 5-Level D-NPP multilevel converter.
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